

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7

FIG. 8



F/G. 9

900		910		920	
SOURCE PORT	DESTINATION PORT	SOURCE ADDRESS MEMORY	VALID DESTINATION MEMORY	SOURCE ADDRESS MEMORY	VALID DESTINATION MEMORY
0	5	0	0	0	6
1		1	1	1	
2	7	2	0	2	
3	4	3	1	3	7
4	3	4	1	4	3
5		5	1	5	0
6	1	6	1	6	4
7	3	7	1	7	2

VALID DESTINATION MEMORY		SOURCE ADDRESS MEMORY		DESTINATION CHANNEL BASE ADDRESS MEMORY		SOURCE CHANNEL BASE ADDRESS MEMORY		SOURCE CHANNEL COUNT MEMORY	
0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1
2	0	2	2	2	2	2	2	2	2
3	1	3	3	3	3	3	3	3	3
4	1	4	4	4	4	4	4	4	4
5	1	5	5	5	5	5	5	5	5
6	1	6	6	6	6	6	6	6	6
7	1	7	7	7	7	7	7	7	7

FIG. 10




FIG. 11